

## REMARKS

In view of the above amendments and following remarks, reconsideration and further examination are requested.

The specification and abstract have been reviewed and revised to make editorial changes thereto and generally improve the form thereof, and a substitute specification and abstract are provided. No new matter has been added by the substitute specification and abstract. Also, enclosed is a "marked-up" copy of the original specification and abstract to show changes that have been incorporated into the substitute specification and abstract. The attached pages are captioned ***Version with Markings to Show Changes Made.***

The Examiner objected to Figure 12 as not being labeled as --Prior Art--. Accordingly, provided herewith is a proposed drawing amendment, and formal drawing, for Figure 12 which labels this figure as --Prior Art--. Also, provided are proposed drawing amendments and Formal Drawings for Figures 6, 7A, 7B, 10, 11A and 11B to make these figures consistent with the written description thereof.

The Examiner rejected claims 4 and 11 under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim subject matter which Applicants regard as the invention. Specifically, the Examiner objected to the use of the phrase "different kind". By the current Amendment, claims 1-26 have been replaced by new claims 27-55. New claims 31 and 38, which generally correspond to originally filed claims 4 and 11, respectively, do not use the phrase "different kind", by rather recite that the semiconductors are --different-- from one another. This language is believed to be definite and in accordance with 35 U.S.C. 112, second paragraph, and the claims are otherwise believed to be in compliance with 35 U.S.C. 112, second paragraph.

The instant invention pertains to a semiconductor package that comprises a semiconductor having electrodes on upper and lower faces thereof such that the semiconductor can be electrically connected with a circuit board via the electrode on the upper face. Such a semiconductor package is generally known in the art as shown by Figure 12. However, this known semiconductor package suffers from drawbacks as follows.

First, a wire 4 is used to interconnect the electrode on the upper face of the semiconductor and the circuit board. Using such a wire results in a distance between the electrode on the upper face of the semiconductor and the circuit board being large. This is so because the diameter and other parameters of the wire prevent it from being bent or otherwise shaped so as to minimize a distance between the circuit board and the semiconductor. Such large distance between the electrode and the circuit board can result in a large power loss, and prevents miniaturizing a mounting area around the semiconductor.

Second, when the semiconductor 1 generates a large amount of heat, the circuit board 7 is not sufficient to radiate this heat. Failure to sufficiently radiate heat generated by the semiconductor limits the use and reliability of the semiconductor package.

Applicants have addressed and resolved these drawbacks by providing a unique semiconductor package. Applicants' inventive semiconductor package comprises, with reference to Figures 1 and 2 for example, a semiconductor 1 having electrodes 2 and 3 on an upper face thereof and an electrode on a lower face thereof, a heat radiating plate 10 having a surface to which is joined, via solder or conductive paste, the electrode on the lower face of the first semiconductor, and projecting electrodes 11 joined to the electrodes 2 and 3 and also joined to the heat radiating plate 10. The projecting electrodes 11 can be used to electrically connect the semiconductor 1 to a circuit board.

Thus, projecting electrodes 11 can be used in place of the wire 4 of the conventional semiconductor package as depicted in Figure 12. By using the projecting electrodes 11 in such a manner, the distance between the semiconductor 1 and a circuit board is less than a corresponding distance as shown in Figure 12. This is so because the projecting electrodes 11, unlike the wire 4, can extend perpendicularly to the circuit board. Such decreased distance allows for power loss to be less relative to the power loss associated with the semiconductor package as shown in Figure 12, and also allows for miniaturizing a mounting area around the semiconductor.

Additionally, the heat radiating plate 10 allows for the heat generated by the semiconductor 1 to be radiated to a greater extent than does the circuit board 7 as shown in Figure 12. Accordingly, the semiconductor package as depicted in Figures 1 and 2 is more reliable and exhibits a greater use than does the conventional semiconductor package as depicted in Figure 12.

Claim 27 is believed to be representative of Applicants' inventive semiconductor package.

The Examiner rejected claims 1-4, 6-8, 11 and 13 under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. in view of Hikita et al. The Examiner rejected claim 5 under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. and Hikita et al. and further in view of Sakai et al. The Examiner rejected claims 9 and 10 under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. and Hikita et al. and further in view of Kondoh et al. And, the Examiner rejected claim 12 under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. and Hikita et al. and further in view of Urushima. These rejections are respectfully traversed, and the references relied upon by the Examiner are not applicable with regard to the newly added claims for the following reasons.

In relying on Takahashi et al. to reject claim 1, the Examiner expressed that Takahashi et al. discloses each of the limitations of claim 1 except for pillared or spherical electrodes, i.e. projecting electrodes, joined to the electrodes on the upper face of the semiconductor. It is respectfully submitted that a further limitation of claim 27 is not taught or suggested by Takahashi et al.

In this regard, claim 27 recites a semiconductor package that comprises a first semiconductor having an upper face electrode on an upper face of the first semiconductor, **a lower face electrode on a lower face** of the first semiconductor, and a heat radiating plate having a surface to which is joined the lower face electrode **via a joining member**.

The lower face electrode as recited in claim 27, or the lower face electrode being connected to a heat radiating plate via a joining member as recited in claim 27, is not taught or suggested by Takahashi et al.

Specifically, while the Examiner has expressed that Takahashi et al. discloses a lower face electrode and that the lower face of the semiconductor 12 is joined to the heat radiating plate 16 by a joining member, the Examiner has failed to specifically identify any component in Figure 2C of Takahashi et al. that corresponds to the claimed "lower face electrode", and also has failed to identify any structure which corresponds to the "joining member".

With regard to Takahashi et al., as expressed in column 1, lines 32-35, it is stated that electrode pads are provided on the upper surfaces of the semiconductor elements 12 as shown in Figure 1B, but Takahashi et al. makes no reference to any similar electrode pads being provided on the lower surface of the semiconductor element 12. Accordingly, with regard to Figure 2C, it follows that electrode pads are provided on the upper surfaces of semiconductor elements 12, but not necessarily that electrode pads are provided on the

lower surfaces of semiconductor elements 12. Accordingly, it is respectfully submitted that Takahashi et al. fails to disclose or suggest a "lower face electrode" as recited in claim 27.

Hikita et al. does not disclose or suggest a semiconductor element having electrodes on both of upper and lower surfaces, and accordingly, even if one would have found it obvious to combine the teachings of Takahashi et al. and Hikita et al., it is respectfully submitted that any combination of Takahashi et al. and Hikita et al. would not result in the invention as recited in claim 27.

With regard to Takahashi et al., it is appreciated that with regard to Figure 1B, the semiconductor element 12 is said to be fixed onto the bed 11a by solder 13. Accordingly, it can arguably be asserted that with regard to Figure 2C, the semiconductor element 12 is mounted to the bed 22a of circuit pattern 22 via solder, whereby this solder can possibly be said to correspond to the claimed "lower face electrode", since it is on a lower face of the semiconductor element 12.

However, if this solder is equated to the "lower face electrode" as recited in claim 27, then the "joining member" as recited in claim 27 would not be disclosed by Takahashi et al. In other words, the solder of Takahashi et al. can possibly be equated to either the "lower face electrode" or the "joining member", as recited in claim 27 but not both. If the solder is equated to a "lower face electrode" then there would be no joining member to join the solder as the lower face electrode to the heat radiating plate as required by claim 27, and if the solder is equated to a "joining member" then there would be no lower face electrode that is joined to the heat radiating plate by the solder as the joining member as required by claim 27.

Hikita et al. does not resolve this deficiency of Takahashi et al., and accordingly, for this additional reason, even if one would have found it obvious to combine Takahashi et al. and Hikita et al., claim 27 would not be obvious over this combination of Takahashi et al. and Hikita et al.

The remaining references relied upon by the Examiner also do not resolve the above deficiencies of Takahashi et al. Accordingly, claims 27-55 are allowable over any combination of references relied upon by the Examiner.

If the Examiner continues to rely on Takahashi et al. in the rejection of the claims, then the Examiner is respectfully requested to specifically explain how the claims are being read on Takahashi et al.

Furthermore assuming *arguendo* that Takahashi et al. discloses a lower face electrode that is connected to heat radiating plate 16 via a joining member, one having ordinary skill in the art would not have been motivated to combine the teachings of Takahashi et al. and Hikita et al. to arrive at the invention as recited in claim 27. In this regard, because Hikita et al. is not concerned with a semiconductor package including a semiconductor having electrodes provided on upper and lower surfaces thereof, one having ordinary skill in the art would not have been motivated to combine the teachings of Hikita et al. with a semiconductor package having a semiconductor with electrodes on both upper and lower surfaces thereof, i.e. Takahashi et al. Thus, for this further reason claim 27 is allowable.

New claim 55 more specifically recites the joining member as being one of solder and conductive paste in contact with the lower face electrode. In Takahashi et al., even if the solder on the bottom of semiconductor element 12 is said to correspond to an electrode, there is no additional solder or conductive paste in contact with this solder, and accordingly, claim 55 is patentable in its own right.

With regard to originally filed claim 8, and new claim 35 which generally corresponds to originally filed claim 8, it is respectfully noted that the Examiner has failed to specifically address this claim. The subject matter added by originally filed claim 8, and new claim 35, is not taught or suggested by the combination of reference of relied upon by the Examiner.

In this regard, assuming *arguendo* that one having ordinary skill in the art would have found it obvious to modify Takahashi et al. in view of Hikita et al. for the reasons as expressed by the Examiner, the electrodes provided on the electrode pads on the upper surface of semiconductor element 12 of Takahashi et al. would merely be a bump electrode as disclosed in Figure 7 of Hikita et al., which bump electrode would not nearly extend to the height that pin-like electrode terminals 29 of Takahashi et al. extend. Accordingly, even if Takahashi et al. were modified in view of Hikita et al. as expressed by the Examiner, the resulting combination would **not** result in the leading ends of the projecting electrodes extending to a "uniform height relative to one another" as recited in claim 35. Accordingly, claim 35 is patentable in its own right.

New claim 41 is similar to new claim 35 in that it recites that the projecting electrodes are

substantially equally spaced relative to one  
another from said surface of said heat radiating  
plate

Accordingly, claim 41 is also patentable in its own right, such that claims 41-54 are allowable.

Furthermore, with regard to originally filed claim 2, and new claim 29, were Takahashi et al. modified in view of Hikita et al. as expressed by the Examiner, any bump electrodes provided on the electrode pads on the upper surface of the semiconductor element 12 of Takahashi et al. would be covered in their entirety by the sealing resin of Takahashi et al.

This is contrary to what is required by claim 29, which recites that the sealing resin does not cover the leading ends of the projecting electrodes. Accordingly, claim 29 is patentable in its own right.


Finally, with regard to originally filed claim 4, and new claim 31, neither Takahashi et al. nor Hikita et al. disclose or suggests circuits having "independent polarities". Accordingly, claim 31 is patentable in its own right over a combination of Takahashi et al. and Hikita et al.

In view of the above amendments and remarks, it is respectfully submitted that the present application is in condition for allowance and an early Notice of Allowance is earnestly solicited.

If after reviewing this Amendment, the Examiner believes that any issues remain which must be resolved before the application can be passed to issue, the Examiner is invited to contact the Applicants' undersigned representative by telephone to resolve such issues.

Respectfully submitted,

Kazuhiro NOBORI et al.

By: 

Joseph M. Gorski  
Registration No. 46,500  
Attorney for Applicants

JMG/adb


Washington, D.C. 20006-1021

Telephone (202) 721-8200

Facsimile (202) 721-8250

August 28, 2002





Version with Markings to  
Show Changes Made

#9  
1000  
10/02

~~SPECIFICATION~~

TITLE OF THE INVENTION

Semiconductor Package And Method For Forming  
Semiconductor Package

5

BACKGROUND OF THE INVENTION

The present invention relates to a package for a  
semiconductor used in electronic equipment and a method for  
forming the semiconductor package.

10

A semiconductor is an essential component in  
forming circuits of electronic equipment and, various forms  
for mounting ~~the~~ semiconductors have been developed and  
practiced lately. A form of ~~the~~ <sup>a</sup> package as shown in Fig. 12  
has been employed to facilitate handling and mounting ~~the~~  
semiconductors in the prior art.

15

An example of the aforementioned prior art will be  
described with reference to the drawing.

Fig. 12 shows a sectional view of a form of a  
conventional semiconductor package.

20

A semiconductor 1 has an upper first electrode <sup>2</sup>  
(upper a electrode) ~~X~~ and an upper second electrode <sup>3</sup> (upper b  
electrode) ~~X~~ set to one face, and a lower electrode 5 set to  
~~an opposite end~~ <sup>in its entirety</sup> ~~the other entire face.~~ <sup>on</sup> A circuit board 7 has predetermined  
circuit patterns formed ~~to~~ both faces which are joined by a  
through hole conductor (not shown), <sup>thereby</sup> ~~with~~ forming a single

25

circuit by the two faces. In some cases, balls 8 essentially consisting of gold, silver, copper, or solder are joined, as connecting bodies for connecting the circuit board 7 to another electric circuit, <sup>or a</sup> to the circuit pattern <sup>another</sup> of ~~the~~ circuit board ~~7~~ to facilitate connection of the circuit board 7 to <sup>the</sup> another electric circuit.

The semiconductor package is formed by joining the semiconductor 1 and the circuit board 7. <sup>to one another</sup> First, the lower electrode 5 is joined by ~~a~~ solder 6 to the circuit pattern of the circuit board 7. A conductive paste or gold may be used in place of the solder 6 for joining the lower electrode 5 <sup>to</sup> and the circuit pattern.

Meanwhile, the upper first electrode <sup>2</sup> (upper a electrode) ~~2~~ and the upper second electrode <sup>3</sup> (upper b electrode) ~~3~~ are generally connected to the circuit pattern by wire bonding with use of a gold wire or aluminum wire 4.

In order to protect a circuit forming part primarily consisting of the semiconductor 1, the circuit board 7 at the ~~side of the~~ face to which the semiconductor 1 is mounted is coated with ~~use of~~ an insulating resin 9 in a manner not to deform the joining gold wire or aluminum wire 4. The semiconductor package is formed in this manner with a protection effect and ~~an~~ ease of use improved.

The insulating resin 9 is supplied by molding with use of a mold, pouring ~~the~~ molten resin ~~at~~, heating and

melting <sup>in the form</sup> the resin of powder or particles after placing the resin on an upper face of the semiconductor <sup>by</sup> ~~thereby~~ <sup>or a similar manner,</sup> coating the semiconductor entirely, ~~or the like manner.~~

When the semiconductor <sup>is heated to a great extent</sup> ~~heats by a larger amount~~ in

5 the above-described constitution, the circuit board is not <sup>sufficient</sup> ~~enough~~ to radiate heat. Even if the circuit board is formed of ceramic, <sup>exhibiting</sup> ~~of a~~ good heat conductivity, and used to radiate heat to a heat radiating plate or the like, emphasis is put on forming the circuit pattern, that is, heat radiation is <sup>not</sup> ~~loss~~ taken into consideration, whereby a radiation loss is <sup>considerable</sup> ~~easy to generate~~. Also, even if the gold wire or aluminum wire is utilized to radiate heat, since the gold wire or aluminum wire used for wire bonding is limited in diameter, the wire should be used within a current capacity allowed.

15 for its diameter. A plurality of joints must be carried out <sup>for</sup> ~~to~~ one electrode to cope with a large current as in a power source circuit. Although a distance between electrodes must be secured to ensure safety and reliability in accordance with a current increase, the distance is hard to secure in <sup>where</sup> ~~the case of~~ the gold wire or aluminum wire <sup>is used</sup> ~~because~~ the wire is varied in shape at the time of wire bonding, ~~or~~ <sup>subsequent</sup> deformed during processes ~~afterwards~~, or the like.

#### SUMMARY OF THE INVENTION

25 <sup>An</sup> ~~The~~ object of the present invention is accordingly <sup>resolve</sup> ~~to remove~~ the above issues and provide a semiconductor

package which is comprised of one or a plurality of semiconductors and can <sup>exhibit</sup> ~~exert~~ a superior heat radiation effect <sup>in a simple structure and a stable quality, and A</sup> ~~in a simple structure and a stable quality, and A~~ method for forming the semiconductor package. <sup>is also an object of the invention</sup>

5 In order to accomplish the above objectives, the present invention is constituted as will be described below.

In accomplishing these and other aspects, according to a first aspect of the present invention, there is provided a semiconductor package comprising:

10 a first semiconductor having electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower face;

a heat radiating plate to which a lower face electrode of the first semiconductor is joined with use of a joining member; and

15 <sup>(columnar)</sup> pillared <sup>(i.e. projecting electrodes)</sup> or spherical electrodes <sup>on</sup> which are joined to ~~the~~ upper face electrodes of the first semiconductor and the heat radiating plate, respectively.

According to a second aspect of the present invention, there is provided a semiconductor package according to the first aspect, further comprising a sealing resin with which the first semiconductor and a face of the heat radiating plate joined to the first semiconductor are covered in a manner to expose a part of leading ends of the pillared or spherical electrodes.

20

25 According to a third aspect of the present

invention, there is provided a semiconductor package according to the first or second aspect, further comprising a second semiconductor having electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower face <sup>being</sup> ~~and~~ of the same kind <sup>as</sup> ~~of~~ the first

5 semiconductor. <sup>A</sup> ~~A~~ lower face electrode of the second semiconductor <sup>is</sup> ~~being~~ joined to the heat radiating plate with use of a joining member. <sup>has</sup> ~~The~~ heat radiating plate <sup>has</sup> ~~having~~ an electric circuit of an equal polarity formed of a single <sup>one of</sup> ~~or~~ a combination ~~material~~ of gold, silver, copper, nickel, and tungsten and set to ceramic, with the first and second semiconductors being joined to the electric circuit of ~~the~~ equal polarity.

According to a fourth aspect of the present invention, there is provided a semiconductor package

15 according to the first or second aspect, further comprising a third semiconductor having electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower face <sup>being</sup> ~~and~~ of a different kind <sup>relative to</sup> ~~of~~ the first semiconductor. <sup>A</sup> ~~A~~ lower face electrode of the third semiconductor <sup>is</sup> ~~being~~ joined to the heat radiating plate with

20 use of a joining member. <sup>has</sup> ~~The~~ heat radiating plate <sup>has</sup> ~~having~~ an electric circuit of a plurality of polarities <sup>independent</sup> ~~independently~~, with the circuit being formed of a single <sup>one of</sup> ~~or~~ a combination ~~material~~ of gold, silver, copper, nickel, and tungsten and set to ceramic, ~~and~~ with the first and third semiconductors

25 of ~~the~~ different kinds being joined respectively to the

plurality of polarities of the electric circuit.

According to a fifth aspect of the present invention, there is provided a semiconductor package according to any one of the first through fourth aspects, wherein the heat radiating plate is constituted of ceramic ~~in a~~ multilayer structure, having a circuit for the semiconductor and the pillared or spherical electrodes, ~~with~~ <sup>is</sup> ~~the circuit being~~ <sup>one of</sup> formed of a single or a combination material of gold, silver, copper, nickel, and tungsten and set to a front face ~~thereof~~ <sup>of the heat radiating plate</sup> and the heat radiating plate has ~~conductor~~ <sup>conductive</sup> layers formed of ~~an equal~~ <sup>a</sup> ~~material~~ <sup>equal</sup> to a material of the electrodes ~~of the front face thereof~~ <sup>on</sup> ~~and~~ <sup>of the heat radiating plate</sup> arranged between layers of the ceramic to be connected to the circuit ~~of the front face~~ <sup>on</sup> ~~so that heat of the~~ <sup>of the heat radiating plate</sup> semiconductor is radiated by both the ceramic and the ~~conductor~~ <sup>conductive</sup> layers.

According to a sixth aspect of the present invention, there is provided a semiconductor package according to the first or second aspect, wherein the heat radiating plate is formed of any one ~~material~~ <sup>an</sup> of copper, a copper alloy, aluminum, and <sup>an</sup> aluminum alloy, or any one of ~~the~~ <sup>three</sup> metals subjected to surface treatment.

According to a seventh aspect of the present invention, there is provided a semiconductor package according to any one of the first ~~second~~ through sixth

~~exposed leading ends of~~  
 aspects, wherein ~~a sealing resin~~ and the pillared or  
 spherical electrodes are formed by (removing simultaneously)  
 part of <sup>a</sup> ~~the~~ sealing resin and part of the pillared or  
 spherical electrodes after the pillared or spherical  
 5 electrodes are covered with the sealing resin, thereby  
 exposing the pillared or spherical electrodes to constitute  
 electric connecting parts.

According to an eighth aspect of the present  
 invention, there is provided a semiconductor package  
 10 according to any one of the first through seventh aspects,  
 wherein the pillared or spherical electrodes have leading  
 ends pressed smoothly to a uniform height.

According to a ninth aspect of the present  
 invention, there is provided a semiconductor package  
 15 according to any one of the first through eighth aspects,  
 wherein the pillared or spherical electrodes <sup>are</sup> ~~is~~ formed <sup>to have</sup> ~~of~~  
 materials of different hardnesses <sup>constituting</sup> ~~between~~ an inside thereof  
 and an outside thereof. <sup>respectively</sup>

According to a <sup>ninth</sup> ~~10th~~ aspect of the present  
 20 invention, there is provided a semiconductor package  
 according to any one of the first through eighth aspects,  
 wherein the pillared or spherical electrodes <sup>are</sup> ~~is~~ formed <sup>to have</sup> ~~of~~  
 materials of different melting temperatures <sup>constituting</sup> ~~between~~ an  
 inside thereof and an outside thereof. <sup>respectively</sup>

25 According to an <sup>eleventh</sup> ~~11th~~ aspect of the present

invention, there is provided a semiconductor package according to any one of the first through third aspects, wherein further comprising a fourth semiconductor having electrodes formed <sup>on</sup> to both of an upper and a lower face, and <sup>being</sup> of a different kind <sup>relative to</sup> the first semiconductor, <sup>The fourth semiconductor</sup> and having a lower face electrode of an equal current and voltage characteristics <sup>relative those of</sup> to the first semiconductor. The lower face electrode of the fourth semiconductor <sup>is</sup> joined to the heat radiating plate with use of a joining member, <sup>such that</sup> the first and fourth semiconductors <sup>is</sup> are mounted on the heat radiating plate <sup>along with the first semiconductor</sup>.

According to a <sup>twelfth</sup> aspect of the present invention, there is provided a semiconductor package according to any one of the first through <sup>eleventh</sup> aspects, wherein the heat radiating plate is provided with pits and projections <sup>on</sup> to a ~~front face of a~~ face opposite to a face joined to the semiconductors.

According to a <sup>thirteenth</sup> aspect of the present invention, there is provided a semiconductor package according to any one of the first through <sup>twelfth</sup> aspects, wherein a plurality of bumps are disposed between the upper face electrodes of the semiconductor<sup>s</sup> and the pillared or spherical electrodes.

According to a <sup>fourteenth</sup> aspect of the present invention, there is provided a method for forming a



semiconductor package, comprising:

joining a lower face electrode of a first semiconductor, which has electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower face, to a heat radiating plate with use  
5 of a joining member; and

joining pillared <sup>(columnar)</sup> or spherical electrodes to ~~the~~ upper face electrodes of the first semiconductor and the heat radiating plate, respectively.

According to a <sup>fifteenth</sup> ~~15th~~ aspect of the present  
10 invention, there is provided a method for forming a semiconductor package according to the <sup>fourteenth</sup> ~~14th~~ aspect, further comprising, after the pillared or spherical electrodes are respectively joined to the upper face electrodes of the first semiconductor and the heat radiating plate, covering  
15 the first semiconductor and a face of the heat radiating plate joined to the first semiconductor with a sealing resin in a manner to expose a part of leading ends of the pillared or spherical electrodes.

According to a <sup>sixteenth</sup> ~~16th~~ aspect of the present  
20 invention, there is provided a method for forming a semiconductor package according to the <sup>fourteenth</sup> ~~14th~~ or <sup>fifteenth</sup> ~~15th~~ aspect, wherein when the first semiconductor is joined to the heat radiating plate, a lower face electrode of a second semiconductor, of the same kind <sup>as</sup> ~~of~~ the first semiconductor  
25 <sup>and having</sup> ~~which has~~ electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower

thereof,  
 face<sup>1</sup> is joined to the heat radiating plate with use of a  
 joining member. ~~and the~~ <sup>The</sup> first and second semiconductors are  
 joined to an electric circuit ~~of an equal~~ <sup>having a</sup> polarity <sup>equal to that</sup> of the  
 heat radiating plate, with the electric circuit of ~~the~~ <sup>one of</sup> equal  
 5 polarity being formed of a single <sup>one of</sup> or a combination ~~material~~  
 of gold, silver, copper, nickel, and tungsten, and set to  
 ceramic.

<sup>seventeenth</sup>  
 According to a ~~17th~~ aspect of the present  
 invention, there is provided a method for forming a  
 10 semiconductor package according to the ~~14th~~ <sup>fourteenth</sup> or ~~15th~~ <sup>fifteenth</sup> aspect,  
 wherein when the first semiconductor is joined to the heat  
 radiating plate, a lower face electrode of a third  
 semiconductor, <sup>relative to</sup> of a different kind ~~of~~ the first semiconductor  
 and <sup>having</sup> ~~which has~~ electrodes formed <sup>on</sup> ~~to~~ both of an upper and a lower  
 15 face<sup>1</sup> is joined to the heat radiating plate with use of a  
 joining member. ~~and~~ <sup>The</sup> first and third semiconductors are  
 joined to an electric circuit of a plurality of <sup>independent</sup> polarities  
~~independently~~ <sup>on</sup> of the heat radiating plate, with the electric  
 circuit being formed of a single <sup>one of</sup> or a combination ~~material~~  
 20 of gold, silver, copper, nickel, and tungsten, and set to  
 ceramic.

<sup>eighteenth</sup>  
 According to an ~~18th~~ aspect of the present  
 invention, there is provided a method for forming a  
 semiconductor package according to any one of the ~~14th~~ <sup>fourteenth</sup>  
<sup>seventeenth</sup>  
 25 through ~~17th~~ aspects, further comprising ~~x~~ before the

semiconductor is joined to the heat radiating plate ~~forming~~  
 on a front face of the heat radiating plate constituted of a  
 ceramic ~~in a~~ <sup>multilayer</sup> ~~layer~~ structure, a circuit for the  
 semiconductors and the pillared or spherical electrodes ~~by~~ <sup>from</sup>  
 5 single or a combination ~~material~~ <sup>one of</sup> of gold, silver, copper,  
 nickel, and tungsten, and arranging <sup>conductive</sup> ~~conductor~~ layers, of ~~an~~  
<sup>equal</sup> ~~equal~~ material to a material of the electrodes <sup>on</sup> of the front  
<sup>of the heat radiating plate,</sup> face between layers of the ceramic to be connected to the  
 circuit <sup>on</sup> <sup>of the heat radiating plate</sup> of the front face ~~thereof~~, so that heat of the  
 10 semiconductors is radiated by both the ceramic <sup>layers</sup> and the  
<sup>conductive</sup> ~~conductor~~ layers.

According to a <sup>nineteenth</sup> ~~19th~~ aspect of the present  
 invention, there is provided a method for forming a  
 semiconductor package according to the <sup>fourteenth</sup> ~~14th~~ or <sup>sixteenth</sup> ~~16th~~ aspect,  
 15 wherein, ~~before the semiconductor is joined to the heat~~  
~~radiating plate, forming the heat radiating plate~~ <sup>is formed from</sup> ~~by~~ any one  
 material of copper, <sup>an</sup> ~~a~~ copper alloy, aluminum, and <sup>an</sup> ~~a~~ aluminum  
 alloy, or any one of <sup>these</sup> ~~the~~ metals subjected to surface  
 treatment. <sup>before the semiconductor is joined to the heat radiating plate</sup>

20 According to a <sup>twentieth</sup> ~~20th~~ aspect of the present  
 invention, there is provided a method for forming a  
 semiconductor package according to any one of the <sup>fourteenth</sup> ~~14th~~  
<sup>nineteenth</sup> ~~19th~~ aspects, further comprising:

after the pillared or spherical electrodes are  
 25 respectively joined to the upper face electrodes of the

first semiconductor and the heat radiating plate, covering the pillared or spherical electrodes with <sup>a</sup>the sealing resin; and

thereafter removing part of the sealing resin and part of the pillared or spherical electrodes simultaneously, thereby exposing the pillared or spherical electrodes to constitute electric connecting parts.

According to a <sup>twenty first</sup> ~~21st~~ aspect of the present invention, there is provided a method for forming a semiconductor package according to any one of the <sup>fourteenth</sup> ~~14th~~ through <sup>twentieth</sup> ~~20th~~ aspects, further comprising, after the pillared or spherical electrodes are respectively joined to the upper face electrodes of the first semiconductor and the heat radiating plate, pressing smoothly leading ends of the pillared or spherical electrodes to a uniform height.

According to a <sup>twenty second</sup> ~~22nd~~ aspect of the present invention, there is provided a method for forming a semiconductor package according to any one of the <sup>fourteenth</sup> ~~14th~~ through <sup>twenty first</sup> ~~21st~~ aspects, wherein when the pillared or spherical electrodes are respectively joined to the upper face electrodes of the first semiconductor and the heat radiating plate, the pillared or spherical electrodes <sup>are</sup> ~~formed~~ of materials of different hardnesses <sup>which constitute</sup> ~~between~~ an inside thereof <sup>and</sup> ~~and~~ of the pillared or spherical electrodes respectively <sup>and an outside thereof is used.</sup>

According to a <sup>twenty third</sup> ~~23rd~~ aspect of the present

invention, there is provided a method for forming a semiconductor package according to any one of the ~~fourteenth~~ <sup>fourteenth</sup> through ~~twenty first~~ <sup>twenty first</sup> aspects, wherein when the pillared or spherical electrodes are respectively joined to the upper face electrodes of the first semiconductor and the heat radiating plate, the pillared or spherical electrodes ~~are~~ <sup>are</sup> formed of materials of different melting temperatures ~~between~~ <sup>which constitute</sup> an inside ~~thereof~~ <sup>of the pillared or spherical electrodes,</sup> and an outside ~~thereof is used.~~ <sup>respectively.</sup>

According to a ~~twenty fourth~~ <sup>twenty fourth</sup> aspect of the present invention, there is provided a method for forming a semiconductor package according to any one of the ~~fourteenth~~ <sup>fourteenth</sup> through ~~sixteenth~~ <sup>sixteenth</sup> aspects, wherein when the first semiconductor is joined to the heat radiating plate, a lower face electrode of a fourth semiconductor, having electrodes formed ~~on~~ <sup>thereof being</sup> to both of an upper and a lower face, <sup>relative to</sup> and of a different kind <sup>with</sup> of the first semiconductor, <sup>having a</sup> and having the lower face electrode <sup>of an equal</sup> of an equal current and voltage characteristics <sup>equal</sup> to that of the first semiconductor, is joined to the heat radiating plate with use of a joining member, so that the ~~first and~~ <sup>first and</sup> fourth semiconductors <sup>are</sup> are mounted on the heat radiating plate.

According to a ~~twenty fifth~~ <sup>twenty fifth</sup> aspect of the present invention, there is provided a method for forming a semiconductor package according to any one of the ~~fourteenth~~ <sup>fourteenth</sup> through ~~twenty fourth~~ <sup>twenty fourth</sup> aspects, further comprising providing the heat

radiating plate with pits and projections at a ~~front face of~~  
~~a~~ face opposite to the face joined to the semiconductors.

According to a ~~26th~~ <sup>twenty sixth</sup> aspect of the present invention, there is provided a method for forming a semiconductor package according to any one of the ~~14th~~ <sup>fourteenth</sup> through ~~25th~~ <sup>twenty fifth</sup> aspects, further comprising forming a plurality of bumps ~~on~~ <sup>on</sup> the upper ~~electrodes~~ <sup>face</sup> of the semiconductors,

wherein when the ~~pillared~~ <sup>pillared</sup> or spherical electrodes are joined to the upper face electrodes of the semiconductors, the pillared or spherical electrodes are joined to the upper face electrodes of the semiconductor via the plurality of bumps.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects and features of the present invention will become clear from the following description taken in conjunction with the preferred embodiments thereof with reference to the accompanying drawings, in which:

Fig. 1 is a plan view of a semiconductor package according to a first embodiment of the present invention;

Fig. 2 is a sectional view of the semiconductor package of the first embodiment of the present invention taken along a line A-A of Fig. 1;

Fig. 3 is a sectional view of a semiconductor package according to a second embodiment of the present

invention;

Fig. 4 is a plan view of a semiconductor package according to a third embodiment of the present invention;

5 Fig. 5 is a sectional view of the semiconductor package of the third embodiment of the present invention taken along a line B-B of Fig. 4;

Fig. 6 is a sectional view of a semiconductor package according to a fourth embodiment of the present invention assumed to be cut along a line B-B' of Fig. 4;

10 Figs. 7A and 7B are sectional views of a semiconductor package according to a sixth embodiment of the present invention;

15 Figs. 8A and 8B are sectional views of a semiconductor package according to a seventh embodiment of the present invention;

Figs. 9A, 9B, and 9C are sectional views of a semiconductor package according to an eighth embodiment of the present invention;

20 Fig. 10 is a sectional view of a semiconductor package according to a ninth embodiment of the present invention;

Figs. 11A and 11B are a plan view and a sectional view of a semiconductor package according to a ~~10th~~<sup>11th</sup> embodiment of the present invention;

25 Fig. 12 is a sectional view of a semiconductor

package of the prior art;

Fig. 13 is a plan view of the semiconductor package <sup>of</sup> in the third embodiment of the present invention when electric circuits of ~~an~~ <sup>yes</sup> equal polarity ~~are formed to a~~ <sup>on the</sup> ~~entire~~ <sup>entire</sup> ~~whole~~ surface of a ceramic radiating plate;

Fig. 14 is a sectional view showing a state of joining a circuit board and a semiconductor element with use ~~one example of~~ <sup>one example of</sup> of the semiconductor package of the eighth embodiment of the present invention;

Fig. 15 is a sectional view of a state of joining a circuit board and a semiconductor element with use of the semiconductor package <sup>another example</sup> of the eighth embodiment of the present invention; and

Figs. 16, 17, and 18 are sectional views of semiconductor packages according to other examples of the eighth embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Before the description of the present invention proceeds, it is to be noted that like parts are designated by like reference numerals throughout the accompanying drawings.

Semiconductor packages and methods for forming the semiconductor packages according to embodiments of the present invention will be discussed in detail below on the basis of drawings.



## (FIRST EMBODIMENT)

Fig. 1 is a plan view of a semiconductor package according to a first embodiment of the present invention, and Fig. 2 is a sectional view of the semiconductor package.

5 In the semiconductor package according to the first embodiment of the present invention, <sup>a</sup>the lower face electrode of a semiconductor 1, <sup>having</sup> ~~has~~ electrodes formed <sup>on</sup> ~~to~~ both upper and lower faces, ~~and the lower face electrode of the semiconductor 1 is joined to a heat radiating plate 10 with use of a solder, and the~~ upper face electrodes 2 and 3 of the semiconductor 1, and the radiating plate 10, are joined to <sup>(columnar)</sup> ~~pillared~~ or <sup>(i.e. projecting electrodes)</sup> ~~spherical~~ electrodes 11.

10 The ~~metallic~~ heat radiating plate 10 is formed of any one of copper, <sup>a</sup> ~~a~~ copper alloy, aluminum, and <sup>an</sup> ~~a~~ aluminum alloy. The metallic radiating plate 10 and <sup>a</sup> ~~the~~ lower ~~electrode~~ <sup>of the</sup> lower face electrode of the semiconductor 1 ~~having the electrodes to the upper and lower both faces~~ <sup>on both</sup> are joined <sup>to</sup> ~~with~~ each other by ~~the~~ solder. A thickness of a layer ~~formed~~ of the solder is made as small as possible, so

15 that its heat conduction efficiency is improved. Other examples of <sup>a</sup> ~~the~~ joining member are conductive paste, gold, or the like. When the joining member is solder, heat conductance, joining properties <sup>ease</sup> ~~(ease)~~ of joining <sup>of</sup> ~~to~~ the semiconductor, and heat resistance may be improved. When

20 the embodiment is applied to drivers of industrial motors

25

such as AC servo motors, and there is caused any lock of the rotation of the motor to generate heat of about 120°C to which the joining member is subjected, such a joining member is preferably formed of solder. When the joining member is of gold, the heat conduction properties become high and the electrical resistance becomes lower.

The pillared or spherical electrodes 11, formed of a metal essentially consisting of any one of gold, silver, copper, and aluminum are joined to the upper first electrode 2 (upper ~~a~~ electrode) <sup>face</sup> and the upper ~~second~~ <sup>face</sup> electrode 3 (upper b electrode) <sup>are also joined</sup> of the semiconductor 1, and to the metallic radiating plate 10 with use of ultrasonic oscillation, solder, or conductive paste. The conductive paste is a mixture of a metallic powder such as gold, silver, or the like and generally an epoxy resin or silicone resin having thermosetting properties and insulating properties, thereby exhibiting electric <sup>ally</sup> conductive and adhesive properties.

Leading end parts of the pillared or spherical electrodes 11 at the side <sup>a</sup> not to be joined to the semiconductor 1 and the metallic radiating plate 10 are used for <sup>being joined</sup> joining to a circuit board after the semiconductor package is completed. For this purpose, it is necessary to form the pillared or spherical electrodes 11 without a step, in other words, at an approximately equal height.

Mixed-mounting of semiconductors 1 of different

kinds can be carried out on the metallic radiating plate 10 if the semiconductors have equal current and voltage characteristics <sup>relative</sup> ~~related~~ to the lower <sup>face</sup> ~~electrode~~.

In the above constitution, the lower <sup>face</sup> ~~electrode~~ of the semiconductor 1 is joined to the radiating plate 10 with use of the solder, while the upper <sup>face</sup> ~~electrodes~~ ~~(upper face electrodes)~~ 2 and 3 of the semiconductor 1, and the radiating plate 10, are joined to the pillared or spherical electrodes 11. When <sup>a</sup> ~~the~~ radiating plate 10 of ~~the~~ metal is used, the semiconductor 1 is always joined directly only via the solder to the metallic radiating plate 10, so that ~~the~~ heat of the semiconductor 1 is considerably quickly transmitted to the metallic radiating plate 10, spread <sup>throughout</sup> ~~in~~ the <sup>entirety</sup> ~~whole~~ of the radiating plate 10 and radiated from a surface of the radiating plate 10. A temperature rise of the semiconductor 1 is accordingly prevented. Moreover, the metallic radiating plate 10 is utilizable as a conductor for the lower <sup>face</sup> ~~electrode~~ if a connecting terminal is joined to the radiating plate 10.

## 20 (SECOND EMBODIMENT)

Fig. 3 is a sectional view of a semiconductor package according to a second embodiment of the present invention which uses a sealing resin 12 having insulating <sup>res</sup> ~~property~~.

25 The semiconductor package in the second embodiment

of the present invention is formed by covering the semiconductor package of the first embodiment with the sealing resin 12 in a manner to partly expose the pillared or spherical electrodes 11.

5 More specifically, after joining the pillared or spherical electrodes 11 of the first embodiment, the semiconductor 1 is covered with the sealing resin 12 <sup>by</sup> ~~with~~ use of a mold or jig so that end parts of the pillared or spherical electrodes 11 at the side <sup>a to be</sup> ~~joined~~ to the circuit board project, <sup>from the sealing resin 12</sup> e.g., by approximately 50-200 $\mu$ m, thereby  
10 forming projecting parts 13.

When the mold is to be used, the semiconductor package of the first embodiment is arranged beforehand within a cavity of the mold. ~~The~~ molten sealing resin 12 is  
15 injected into the cavity generally by injection molding, then cooled and hardened. When the jig is to be used, on the other hand, the metallic radiating plate 10 is <sup>peripherally</sup> ~~surrounded in the periphery~~ by a material <sup>to be</sup> ~~not~~ joined to the sealing resin 12, and then ~~the~~ molten sealing resin 12 is  
20 <sup>between the metallic radiating plate and the material</sup> ~~poured therein~~ cooled and hardened. Alternatively, a specified amount of the powder or particle sealing resin 12 <sup>provided along</sup> ~~is put in~~ the periphery <sup>of the radiating plate 10</sup> heated, melted, cooled and hardened.

In the above-described arrangement, after the lower face electrode of the semiconductor 1 ~~having the~~ <sup>on its</sup> ~~electrodes to the upper and lower faces~~ is joined to the  
25

radiating plate 10 with use of the solder and, the upper face  
 electrodes 2 and 3 of the semiconductor 1, and the radiating  
 plate 10, are joined to the pillared or spherical electrodes  
 11, the semiconductor 1 is covered with the sealing resin 12  
 5 to expose the projecting parts 13 as part of the pillared or  
 spherical electrodes 11. Since the semiconductor 1 is  
 covered with the sealing resin 12, except <sup>for the projecting or</sup> leading end parts  
 13 of the pillared or spherical electrodes 11, each  
 component is protected from deformation, damage, moisture,  
 10 dust, or the like and the semiconductor package after  
<sup>completion</sup> ~~completed~~ becomes easy to handle.

(THIRD EMBODIMENT)

Figs. 4 and 5 are a plan view and a sectional view  
 of a semiconductor package according to a third embodiment  
 15 of the present invention which uses a ceramic radiating  
 plate 14 having insulating <sup>properties</sup> ~~property~~.

In Figs. 4 and 5, an <sup>electric</sup> ~~electrode~~ circuit ~~16~~ (15A,  
 15B) for joining <sup>a</sup> ~~the~~ lower electrode of the semiconductor ~~X~~  
 (1A, 1B) is formed <sup>on</sup> ~~to~~ an upper face of the ceramic radiating  
 20 plate 14 with use of gold, silver, copper, nickel, tungsten,  
 or the like.

In the case where <sup>only</sup> one semiconductor ~~X~~ ~~of the same~~  
~~kind~~ is to be mounted, where a plurality of semiconductors <sup>of the same kind</sup> ~~X~~  
 are to be mounted, or where a plurality of semiconductors 1A,  
 25 1B of different kinds with equal current and voltage

characteristics at ~~the side of the lower electrodes~~ <sup>a</sup> are to be mounted, ~~the~~ <sup>an</sup> electrode circuit 15 ~~(15A or 15B)~~ of an equal polarity is formed of the aforementioned material ~~on~~ <sup>on</sup> the entire surface of the ceramic radiating plate 14 as shown in Fig. 13.

On the other hand, in the case where a plurality of semiconductors 1A and 1B of different kinds and different current and voltage characteristics at ~~the side of the lower face~~ <sup>a</sup> electrodes are to be mounted, ~~electric~~ <sup>electric</sup> electrode circuits 15A and 15B of a plurality of different polarities independently of each other are formed for the ~~respective~~ <sup>lower face electrodes of</sup> semiconductors 1A and 1B, <sup>on which</sup> are to <sup>be</sup> set the pillared or spherical electrodes 11 ~~for the lower electrodes~~, as shown in Fig. 4.

Any of the semiconductors ~~1, 1A, and 1B~~ is mounted by soldering onto the ~~formed~~ <sup>electric</sup> circuit 15, 15A, 15B, respectively. Thereafter, the pillared or spherical electrodes 11 are joined ~~to the~~ <sup>to respective ones of the</sup> semiconductors ~~1, 1A, 1B~~ and the ~~electric~~ <sup>electric</sup> electrode circuits 15, 15A, 15B with use of any one of ultrasonic oscillation, solder, and conductive paste.

In forming the ~~electric~~ <sup>electric</sup> electrode circuit 15 of a conductive paste, a resin component in the conductive paste is preferably burnt by baking at 600-1600°C to effectuate ~~an~~ intermetallic bond, so that ~~the~~ heat conduction efficiency is improved through firm joining of the circuit 15 with the ceramic radiating plate 14.

Generally, when ~~the~~ current and voltage characteristics are different between lower<sup>face</sup> electrodes of semiconductors 1A and 1B of different kinds to be mounted on the same radiating plate 14, the mounting is impossible if the radiating plate is metallic. However, in ~~the~~<sup>an</sup> arrangement ~~of the third embodiment~~<sup>where</sup> the electric circuit 15 of the same polarity, or electric circuits 15A and 15B of a plurality of polarities are formed of a single<sup>one of</sup> or a combination ~~material~~ of gold, silver, copper, nickel, or tungsten ~~to~~<sup>on</sup> the entire face or part of the face of the ceramic radiating plate 14, while the radiating plate 14 and ~~the~~ ~~the semiconductor 1, or, 1A and 1B~~ are joined ~~and also~~ the radiating plate 14 and the pillared or spherical electrodes 11 are ~~joined~~<sup>also</sup>. Since the plurality of polarities are provided independently of each other on the radiating plate 14 with utilization of insulating, heat conductive, and radiation properties of the ceramic<sup>radiating plate 14</sup>, the semiconductors can be independent and mounted on an equal face. At the same time, when ~~the~~<sup>a</sup> semiconductor is covered with the sealing resin 12 in the application of the earlier second embodiment, since the radiating plate 14 itself is an insulator, electrically active parts except the leading end parts 13 of the pillared or spherical electrodes 11 to be connected to ~~a~~<sup>a</sup> the circuit board are prevented from being exposed, ~~thereby improving~~<sup>thereby improving</sup> ~~therefore being improved in~~ safety and reliability.

Moreover, a thin wiring is eliminated and an allowable current can be made large when the ~~electric~~ circuit 15 of an equal polarity is formed. An area of a metallic wiring conducting heat well is increased, whereby heat radiation properties can be improved.

(FOURTH EMBODIMENT)

A semiconductor package according to a fourth embodiment of the present invention will be described with reference to Fig. 6. Fig. 6 is a sectional view of a multilayer ~~of~~ ceramic radiating plates <sup>40</sup> ~~14b~~.

The semiconductor package <sup>of</sup> in the fourth embodiment has a radiating plate 40 formed of ceramic <sup>layers 14a and 14b</sup> in a layered structure. <sup>A</sup> The semiconductor <sup>1</sup> and electrodes for pillared or spherical electrodes are formed of a single <sup>one of</sup> or a combination ~~material~~ of gold, silver, copper, nickel, and tungsten <sup>on</sup> to a front face of the radiating plate 40, and <sup>conductive</sup> conductor layers to be connected to the electrodes of the front face are formed <sup>of an equal</sup> of an equal material to a material of the electrodes, <sup>on</sup> of the front face, between the ceramic layers <sup>14a and 14b</sup> of the radiating plate 40. Heat of the semiconductor <sup>1</sup> is accordingly radiated by both the ceramic layers <sup>14a, 14b</sup> and the <sup>conductive</sup> conductor layers.

A method for forming the ~~ceramic~~ <sup>layers 14a and 14b</sup> of the radiating plate 40 ~~in many layers~~ is not different from generally <sup>performed</sup> used <sup>methods</sup> ones. For instance, in the case where the radiating plate



40 is constituted of an upper ceramic <sup>layer of</sup> plate 14a and a lower ceramic <sup>layer of</sup> plate 14b, holes 16 are formed <sup>in</sup> to the upper ceramic plate 14a and <sup>electric</sup> electrode circuit(s) 15C are formed <sup>on</sup> to a front face of the upper ceramic plate 14a. Moreover, an ~~equal~~ <sup>equal</sup> material to a material of the <sup>electric</sup> electrode circuit(s) 15C is filled <sup>into</sup> in the holes 16, thereby forming <sup>conductive portions</sup> conductor layers 15D. In the meantime, <sup>electric</sup> electrode circuits of a necessary area are formed as internal conductors 17 <sup>on</sup> to a front face of the lower ceramic plate 14b. Thereafter, the upper ceramic plate 14a and lower ceramic plate 14b are united while the <sup>conductive portions</sup> conductor layers 15D of the upper ceramic plate 14a are electrically joined with the internal conductors 17 of the lower ceramic plate 14b, as shown in Fig. 6. The ceramic plate 14a and ceramic plate 14b are united <sup>via</sup> with use of an adhesion force generated <sup>as a result</sup> in consequence of drying and baking a conductive paste used for forming the <sup>electric</sup> electrode circuit(s) 15C, <sup>conductive portions</sup> 15D, and the internal conductors 17, <sup>via</sup> or use of <sup>another</sup> the other adhesive so that the ceramic plate 14a and ceramic plate 14b are joined to each other. Another method uses a ceramic green sheet, in which the above upper and lower ceramic plates 14a and 14b are replaced with <sup>ceramic</sup> the green sheets. After the same process as above, the ceramic green sheets and conductive paste are simultaneously baked and united at 600-1600°C. The semiconductor 1 and ~~the~~ pillared or spherical electrodes 11 are mounted to the thus-formed

ceramic radiating plate 40, whereby the semiconductor package is completed as indicated in Fig. 6.

In this case, ~~the~~ heat generated at the semiconductor 1 is directly transmitted to the ~~joined~~ <sup>electric</sup> electrode circuits 15C and to the internal conductors 17 via the ~~conductor layers~~ <sup>conductive portions</sup> 15D inside the holes 16 further to the ceramic plate 14b. The heat is radiated from a lower surface of the lower ceramic plate 14b. Although the radiating plate 40 in the figure is constituted of two ceramic plates 14a and 14b, ~~the~~ ceramic plates can be overlapped in many layers by repeating the ~~same~~ <sup>above</sup> process.

Normally, ~~the~~ transmission of heat is carried out not only via the ~~conductor layers~~ <sup>conductive portions</sup> 15D in the holes 16, but through every joined part.

In the arrangement, the radiating plate 40 is constructed in a layered structure of ceramic, <sup>while</sup> ~~with~~ having the semiconductor 1 and the electrodes ~~for~~ <sup>the</sup> pillared or spherical electrodes 11 formed of a single <sup>one of</sup> or a combination of <sup>on</sup> ~~material of~~ gold, silver, copper, nickel, and tungsten <sup>to</sup> ~~the front face and having~~ <sup>thereof,</sup> ~~conductor layers~~ <sup>conductive portions</sup> 15C, 15D, and 17, ~~formed of the same material as the material of the electrodes of the front face,~~ <sup>that</sup> ~~so that~~ the heat is radiated both from the ceramic radiating plate 40 and the ~~conductor layers~~ <sup>conductive portions</sup> 15C, 15D, and 17. More

specifically, a heat conduction performance of the metal is utilized in order to improve ~~more~~ heat radiation efficiency of the ceramic of the radiating plate 40. In addition, the ~~conductor layers~~ <sup>conductive portions</sup> 15D and internal conductors 17 are set as a

5 heat-transmitting metallic layer inside the ceramic of the radiating plate 40 to be connected to the ~~electric~~ <sup>electrode</sup> circuit(s) 15C of the front face of the radiating plate 40 connected with the semiconductor 1 in order to transmit ~~the~~ heat generated at the semiconductor 1 as fast as possible to

10 the ~~whole~~ <sup>entirety</sup> of the radiating plate 40. ~~The~~ Heat can thus be transmitted from the ~~electric~~ circuit(s) 15C through the ~~conductor layers~~ <sup>conductive portions</sup> 15D and the internal conductors 17 to the lower ceramic plate 14b. ~~A~~ Heat diffusion efficiency can be improved and the ~~heat radiation efficiency~~ <sup>also</sup> can be ~~made~~ <sup>improved</sup> further better.

15

#### (FIFTH EMBODIMENT)

In a semiconductor package according to a fifth embodiment of the present invention, the radiating plate is formed of any ~~single material~~ <sup>one</sup> of copper, <sup>a</sup> copper alloy, aluminum, and <sup>an</sup> aluminum alloy, or the one metal ~~thereof~~ after

20 subjected to surface treatment. Since the ~~copper~~ <sup>a</sup> copper alloy, aluminum, or <sup>an</sup> aluminum alloy has ~~a~~ good processability to allow various working methods of cutting, casting, and the like, a large degree of freedom in shape is effectuated

25 and a use range is enlarged in combination with the surface

treatment.

As above, when the radiating plate is formed of any one ~~material~~<sup>a</sup> of copper, <sup>a</sup> copper alloy, aluminum, and <sup>a</sup> aluminum alloy or the one metal ~~thereof~~ after subjected to the surface treatment, if one semiconductor ~~1~~ is to be mounted, or a plurality of semiconductors ~~1~~ including lower face electrodes of ~~1~~ equal current and voltage characteristics are to be mounted, the radiating plate itself may be a conductor. Since the above materials transmit~~o~~ heat and electricity <sup>well</sup> ~~good~~, diffuses heat fast, and is easy to solder <sup>to other</sup> ~~among~~ metals, the heat of the semiconductor ~~1~~ can be radiated more effectively.

(SIXTH EMBODIMENT)

A semiconductor package ~~in~~<sup>of</sup> a sixth embodiment of the present invention will be described with reference to Figs. 7A and 7B.

The semiconductor package ~~in~~<sup>of</sup> the sixth embodiment of the present invention is obtained by covering pillared or spherical electrodes 11 with ~~the~~ sealing resin 12 as shown in Fig. 7A, ~~and~~<sup>and</sup> then simultaneously removing part of the sealing resin 12 and part of the pillared or spherical electrodes 11 to expose electrode parts of the pillared or spherical electrodes 11, thereby forming connecting parts as shown in Fig. 7B.

More specifically, in Fig. 7A, ~~the~~<sup>a</sup> semiconductor 1

and the pillared or spherical electrodes 11 mounted on an ~~electric~~<sup>a</sup> ~~electrode~~ circuit of the metallic radiating plate 10, or ceramic radiating plate 14, are covered with the sealing resin 12 with use of a mold or a jig as described in the second embodiment. The sealing resin 12 is applied <sup>in</sup> by an amount at least covering leading end parts of the pillared or spherical electrodes 11, preferably, an amount whereby a margin is provided <sup>at</sup> to the leading end parts as indicated in Fig. 7A. Thereafter, in Fig. 7B, a part 18, that is ~~x~~ an upper part of the pillared or spherical electrodes 11, and part of the sealing resin 12 formed in Fig. 7A is removed, whereby a smooth face 19 is formed and end faces of the pillared or spherical electrodes 11 are exposed.

The part 18 is removed by cutting by means of a rotating or reciprocating cutting tool, or rotating an abrasive paper.

The removal is carried out on the basis of a lower face of the metallic radiating plate 10 or ceramic radiating plate 14, whereby a total height is uniform ~~is~~ without the need of carefully taking <sup>in account</sup> the amount of the sealing resin 12. ~~into account.~~

According to this constitution, part of the sealing resin 12 and part of the pillared or spherical electrodes 11 are removed at the same time after the pillared or spherical electrodes 11 are covered with the

sealing resin 12, thereby exposing the electrode parts of the pillared or spherical electrodes 11 to form the connecting parts. Electrodes are accurately uniform~~ed~~ in height. In other words, although it is considerably

5 difficult to <sup>make</sup> uniform a plurality of electrodes 11 in height when the pillared or spherical electrodes 11 are set on the ~~electrode~~ <sup>electric</sup> circuit of the semiconductor 1 and the metallic

radiating plate 10 or ceramic radiating plate 14, all the electrodes 11 can be <sup>made</sup> uniform~~ed~~ in height by removing part of  
10 all electrodes 11 together with part of the sealing resin 12, so that an accuracy necessary for mounting can be fully satisfied.

(SEVENTH EMBODIMENT)

A semiconductor package according to a seventh  
15 embodiment of the present invention will be discussed with reference to Figs. 8A and 8B. The semiconductor package of the seventh embodiment of the present invention has pillared or spherical electrodes 11 joined to the ~~semiconductors~~ 1 and a metallic radiating plate 10, <sup>or ceramic radiating plate 14</sup> or sealed with the sealing  
20 resin 12, and pressed smoothly thereafter.

The pillared or spherical electrodes 11 joined to the semiconductors 1 and the metallic radiating plate 10 or ceramic radiating plate 14 are not always constant in height because of working errors of individual parts to be joined  
25 to each other, and processing errors at the time of joining

the parts. However, the pillared or spherical electrodes 11 are preferably uniform in height as much as possible <sup>when</sup> to be <sup>ed a</sup> mount to the circuit board. Therefore, leading end parts of the pillared or spherical electrodes 11 are pressed to be deformed by a smoothing plate 20 having a smooth face, thereby <sup>providing a uniform</sup> ~~uniforming~~ the height. Fig. 8A is a diagram of a state in which the electrodes are pressed in the absence of the sealing resin 12, whereby a pressure of the pressing is directly transmitted to joined parts <sup>via</sup> ~~with~~ the semiconductors 1 because of no sealing resin 12. As such, the pressing force should be determined with <sup>breakage</sup> ~~a break~~ of the semiconductors 1 being taken into consideration.

In Fig. 8B, the pillared or spherical electrodes 11 are covered with the sealing resin 12 in a manner to expose leading end parts of the electrodes 11 <sup>by performance</sup> ~~with use~~ of the method in the above-described second embodiment or the like. The pillared or spherical electrodes 11 are pressed by the smoothing plate 20 and deformed at the exposed parts, thereby being <sup>made</sup> ~~uniformed~~ in height. In this case, a large pressing force is required because the pillared or spherical electrodes 11 include only a small part that can be deformed. However, <sup>because</sup> ~~the~~ pressing force is supported by the sealing resin 12 and <sup>dispersed</sup> ~~scattered~~, the pressing force is prevented from being directly transmitted to the semiconductors 1. The semiconductors 1 are accordingly less damaged in

<sup>the process depicted by</sup>  
 comparison with Fig. 8A. An allowance for a set value of the pressing force can be made large as compared with Fig. 8A, and <sup>workability</sup> is improved.

According to the above construction, the smooth pressing is conducted after the pillared or spherical electrodes 11 are joined to the semiconductors 1 and the metallic radiating plate 10 or ceramic radiating plate 14, or sealed with the sealing resin 12. The constitution of the embodiment can <sup>exhibit</sup> ~~exert~~ the same effects as the sixth embodiment. The pillared or spherical electrodes 11 can be easily <sup>made</sup> ~~uniformed~~ in height by deforming the electrodes 11 through pressing with use of a jig or a mold having a smooth face.

#### (EIGHTH EMBODIMENT)

A semiconductor package according to an eighth embodiment of the present invention will be described with reference to Figs. 9A, 9B, and 9C, which are sectional views <sup>of</sup> ~~of a pillared electrode 11~~ by way of example of the pillared or spherical electrode 11 <sup>of</sup> ~~in~~ the eighth embodiment of the present invention.

In the eighth embodiment, the pillared electrode 11 is formed <sup>of</sup> ~~in~~ a double structure of different materials. A material constituting an inside and a material constituting an outside are different in hardness.

The pillared electrode 11 in a first example of



the eighth embodiment is in the double structure as shown in Fig. 9A, having a hard inside and a soft outside, or as shown in Figs. 16-18, having the outside formed of a material of a lower melting temperature than <sup>material of the</sup> the inside.

5 More specifically, Fig. 9A shows the pillared electrode 11 in section, which is formed of an inner member 21 and an outer member 22. The inner member 21 is obtained by cutting a wire or bar stock of copper or a copper alloy to a constant size and finishing a surface smoothly by barrel  
10 finishing or the like. The outer member 22 is obtained by plating a material softer than copper, i.e., solder, tin, an alloy of tin and bismuth, or an alloy of tin and lead, to a front face of the inner member 21. A plating thickness of the outer member 22 is, e.g., approximately 20-100 $\mu$ m. When  
15 the electrode is pressed in an arrow direction in Fig. 9B at the time of <sup>being at</sup> ~~joining~~ to the substrate, ~~an~~ upper and ~~a~~ lower soft plated parts of the outer member 22 are deformed as illustrated in Figs. 9B and 14, whereas a hard part of the inner member 21 is not deformed. The <sup>entirety</sup> ~~whole~~ of the pillared  
20 electrode 11 is prevented from being largely deformed and maintains its shape. In Fig. 14, 42 is a base material and 41 is a copper electrode, which constitute <sup>a</sup> ~~the~~ circuit board 5. Metal diffusion is brought about <sup>at</sup> ~~to~~ a part where ~~the~~ outer member 22 and the copper electrode 41 are in contact  
25 with each other, and a part where the outer member 22 and ~~the~~

aluminum electrode 2 or 3 are in contact with each other. In the constitution of the electrode, a height of the electrode can be determined accurately and a high rigidity can be secured. The plating thickness of the outer member 22 is set to be not smaller than 20 $\mu$ m because this is a minimum value (minimum value from experiments) whereat the plated part is started to be deformed, and a minimum value necessary for absorbing ~~the~~ height variation. <sup>A</sup> The plating thickness of not larger than 100 $\mu$ m of the outer member 22 is set because ~~this~~ <sup>the</sup> value is generally considered as a maximum plating thickness.

Figs. 16-18 show the pillared electrodes 11 in section, each of which is formed of an inner member 21A and an outer member 22B. The inner member 21A is obtained by cutting a wire or bar stock of copper (melting point ~~(melting temperature)~~ of 1084.5°C), aluminum (melting point of 660.4°C), or gold<sup>1941</sup> (melting point of 1064.43°C) to a constant size and finishing a surface smoothly by barrel finishing or the like. The outer member 22B is obtained by plating solder (melting point of 180-300°C) such as Sn-Ag-Cu-based, Sn-Cu-based, Sn-Au-based, Sn-Bi-based, or Sn-Pb-based solder, as a material having a melting point lower than that of the inner member 21A, to a front face of the inner member 21A. Because of the solder of the outer member 22B, the joining strength can be <sup>further</sup> ~~more~~ improved. Even in

this case, similar to Fig. 9A, when the electrode is pressed in the arrow direction in Fig. 9B at the time of <sup>being joined</sup> ~~joining~~ to the substrate, ~~an~~ upper and ~~a~~ lower plated parts of the outer member 22B are deformed <sup>that as shown in</sup> ~~as~~ similar to Figs. 9B and 14, whereas the inner member 21A is not deformed. The <sup>entirely</sup> ~~whole~~ of the pillared electrode 11 is prevented from being largely deformed and maintains its shape. A dotted line in Fig. 18 shows an electrode of a circuit board.

<sup>Alternatively</sup> ~~In the meantime~~, in a second example of the eighth embodiment, materials <sup>of</sup> ~~are switched between~~ the inner member 21 and outer member 22, <sup>are switched</sup> that is, the inner member 21 is formed of a wire or rod stock softer than copper, namely, any one of tin, <sup>a</sup> tin-bismuth alloy, and <sup>a</sup> tin-lead alloy, which is cut to a constant size and finished smoothly at a front face by barrel finishing or <sup>a</sup> ~~the~~ like manner. Then, a plated layer of a material harder than the material of the inner member 21, i.e., copper or <sup>a</sup> copper alloy is formed as the outer member 22 <sup>on a</sup> ~~at~~ the surface of the inner member 21 <sup>at</sup> in a thickness of approximately 3-50 $\mu$ m by <sup>performing a operation</sup> ~~plating~~. The outer member 22 is prevented from being broken when pressured in an arrow direction of Fig. 9C and, eventually deformed as shown in Figs. 9C and 15. 42 and 41 in Fig. 15 are respectively a base material and a copper electrode which constitute <sup>a</sup> ~~the~~ circuit board 5. Metal diffusion is brought <sup>at</sup> ~~to~~ about a contact part between ~~the~~ outer member 22 and the

copper electrode 41, and a contact part between the outer member 22 and ~~the~~ aluminum electrode 2 or 3. According to the constitution, an irregularity in height of the circuit board can be absorbed, and also a uniform pressure is applied to electrodes through the deformation, even when a plurality of electrodes are pressed at one time ~~at the joining time~~ <sup>for performing a operation</sup>. Different from the foregoing example, the plating thickness of the outer member 22 is set to be not smaller than  $3\mu\text{m}$ , because the inner member 21 is deformed, thereby eliminating the need of deforming the outer member 22. The metal diffusion can be generated <sup>well</sup> ~~good~~ by having the thickness <sup>be</sup> ~~not~~ smaller than  $3\mu\text{m}$  without breaking the outer member. <sup>22</sup> At the same time, <sup>a</sup> ~~the~~ thickness of not larger than  $50\mu\text{m}$  is set because <sup>a</sup> ~~the~~ value approximately half of the plating thickness  $100\mu\text{m}$  of the outer member 22 is considered appropriate.

When the pillared electrode 11 is constituted as in the above first example or second example, the electrode is hard to deform during <sup>a operation</sup> ~~the~~ joining or the like, whereas the electrode is easy to deform when a height adjustment is required. Excessive pressing <sup>is</sup> ~~is~~ thus not required to adjust the height <sup>by the smoothing plate 20</sup> ~~with the application of pillared electrode of the~~ the <sup>seventh</sup> embodiment, so that ~~the~~ damage to the semiconductors 1 is eliminated. Furthermore, the work <sup>done</sup> ~~by~~ the smoothing plate 20 is <sup>reduced</sup> ~~eliminated~~ and the electrode can

be deformed with a small amount of pressing when mounted to <sup>a</sup> the circuit board. The height can be adjusted with an error at the side of the circuit board being absorbed.

<sup>With</sup> To any deformation of the pillared electrodes 11 of the first example and second example, the height adjustment can be by approximately 5-30 $\mu$ m.

As described hereinabove, according to the first example of the eighth embodiment, the pillared or spherical electrode 11 is <sup>of a</sup> in the double structure <sup>having a</sup> of the soft inside and hard outside, or <sup>of a</sup> in the double structure having the outside formed of the material <sup>having</sup> of a lower melting temperature than the inside. In the pillared or spherical electrodes 11 comprised of the inside <sup>being</sup> of copper or <sup>a</sup> copper alloy and the outside <sup>being</sup> of a soft material of any of tin, <sup>a</sup> tin-bismuth alloy, and <sup>a</sup> tin-lead alloy, the soft outer member 22 is deformed at the time of <sup>being joined a</sup> joining to the circuit board, whereas the inner member 21 is supported <sup>and not deformed due to being</sup> by the hard copper <sup>a hard</sup> or <sup>a</sup> copper alloy. The pillared or spherical electrodes 11 show no great deformation as a whole, with a smoothness secured at ~~the~~ leading end parts thereof.

The smoothness can be secured by adjusting the height through smoothly pressing and deforming the electrodes in a heightwise direction, thereby coping with a height irregularity of the electrodes at the side of the circuit board when the electrodes are mounted, as a

semiconductor package, to the circuit board. <sup>In other words,</sup>  
~~absorbing~~ the height irregularity of the electrodes <sup>is absorbed</sup> on the  
 circuit board.

5 According to the second example of the eighth  
 embodiment, the pillared or spherical electrode 11 is <sup>of a</sup> ~~in the~~  
 double structure <sup>having a</sup> of the soft inside and hard outside, or in  
<sup>a</sup> the double structure having the outside of the material of a  
 higher melting temperature <sup>that of material of the</sup> than the inside. The same effect  
 as in the first example can be obtained even by switching <sup>with</sup>  
 10 <sup>each other</sup> the materials <sup>of</sup> ~~between~~ the inside and <sup>the</sup> outside of the pillared  
 or spherical electrode 11.

(NINTH EMBODIMENT)

A semiconductor package according to a ninth  
 embodiment of the present invention will be described with  
 15 reference to Fig. 10. In the ninth embodiment of the  
 present invention, pits and projections are formed <sup>on</sup> to a  
~~front face of an opposite~~ face of the radiating plate <sup>a</sup> ~~to the~~ <sup>that is opposite</sup>  
 face joined to the semiconductor, so as to increase the  
 surface <sup>area</sup> ~~are~~ thereof, resulting in improving <sup>a</sup> ~~the~~ heat  
 20 radiation effect.

In any ~~radiating plate~~ <sup>a</sup> of the metallic radiating  
 plate 10 and ~~the~~ ceramic radiating plates 14, 40, pits and  
 projections 23 are formed <sup>on</sup> ~~to the front face of the face~~ <sup>a</sup>  
 opposite (lower face in Fig. 10) <sup>a</sup> ~~to the face~~ (upper face in  
 25 Fig. 10) where ~~the~~ pillared or spherical electrodes 11 are

mounted to ~~the~~ semiconductors 1, 1A, 1B. Because of the presence of the pits and projections 23 <sup>on this</sup> ~~at the front~~ face, a surface area is increased and a contact area with ~~the~~ air is increased, so that a heat radiation effect is improved.

5 That is, ~~the~~ instantaneously generated heat of the semiconductors 1, 1A, 1B is absorbed by a part of a large volume density without the pits and projections 23 (namely, the face of the radiating plate where the semiconductors are mounted). Then, ~~the~~ heat is conducted and transmitted to the  
 10 pits and projections 23 and radiated from ~~the surface~~ of the pits and projections 23. Although a sectional shape of the pits and projections 23 is illustrated <sup>to be</sup> nearly triangular in Fig. 10, the shape is not limited particularly to ~~the~~ <sup>a</sup> triangle and can be ~~rectangle~~ <sup>rectangular of a</sup>, ~~corrugated~~ <sup>form</sup>, or other  
 15 forms.

When the pits and projections 23 are formed <sup>on</sup> ~~to~~ the ~~front face of the~~ face opposite ~~to~~ the face of the radiating plate 10, 14, 40 where the semiconductors 1, 1A, 1B are joined ~~in the construction~~, the surface area of the  
 20 radiating plate 10, 14, 40 is increased, so that the heat radiation effect can be improved. Since the contact area <sup>with</sup> ~~to~~ ~~the~~ air is increased, an amount of heat of the radiating plate 10, 14, 40 to be radiated into the air is increased, thereby promoting the heat radiation effect.

25 (TENTH EMBODIMENT)

A semiconductor package according to a <sup>tenth</sup>~~10th~~ embodiment of the present invention will be described with reference to Figs. 11A and 11B.

In the <sup>tenth</sup>~~10th~~ embodiment of the present invention, a plurality of bumps 24 are formed ~~to~~<sup>on</sup> each of the upper <sup>an</sup>~~the~~ first electrode <sup>face</sup><sub>2</sub> (upper a electrode) and ~~the~~<sup>an</sup> upper <sup>face</sup><sub>3</sub> second electrode <sub>3</sub> (upper b electrode) of the semiconductors 1, 1A, 1B (represented by the semiconductor 1 in the description below and the drawings), and then, pillared or spherical electrodes 11 are joined ~~then~~ to the plurality of bumps 24. The bumps 24 ~~is~~<sup>are</sup> not limited to gold, but may be formed of copper or aluminum. In the <sup>case of</sup> gold bumps 24, the height stability can be easily ensured. In the <sup>case of</sup> copper bumps 24, the electrical resistance and the cost can be decreased. In the <sup>case of</sup> aluminum bumps 24, the processability can be improved.

The plurality of <sup>gold</sup> bumps 24 ~~of gold~~<sup>on</sup> are formed ~~to~~<sup>on</sup> the upper <sup>face</sup><sub>2</sub> first electrode <sub>2</sub> (upper a electrode) ~~X~~ and the upper <sup>face</sup><sub>3</sub> second electrode <sub>3</sub> (upper b electrode) ~~X~~ of the semiconductor 1 by a bump formation method using general ultrasonic oscillation. The bumps 24 are preferably formed to be scattered as much as possible ~~inside~~<sup>on</sup> the upper <sup>face</sup><sub>2</sub> first electrode <sub>2</sub> (upper a electrode) ~~X~~ and the upper <sup>face</sup><sub>3</sub> second electrode <sub>3</sub> (upper b electrode) ~~X~~, and in a range not larger than a bottom area of the pillared or spherical electrode 11.

If the bumps 24 are formed in an unbalanced state and



concentrated to one side, the pillared or spherical electrode 11 is sometimes inclined <sup>during mounting</sup> ~~at the mount time~~ of the pillared or spherical electrode 11, or a connection area of the pillared or spherical electrode 11 is apt to <sup>be</sup> ~~reduce~~,  
 5 leading to a connection failure.

A sectional shape of <sup>each</sup> ~~the~~ bump 24 is not specified. A variation of approximately 10 $\mu$ m in height of the bumps 24 generated when formed is allowed because the bumps are pressed and crushed when the pillared or spherical electrode  
 10 11 is mounted. However, for enhancing an effect in height adjustment when the pillared or spherical electrodes 11 are mounted, the bumps are preferably formed as high as possible and no particular problem is brought about when the height is 50 $\mu$ m or more.

15 According to the above construction, after the plurality of bumps 24 are formed <sup>on</sup> ~~to~~ each of the upper <sup>face</sup> ~~first~~ electrode <sup>2</sup> ~~1~~ (upper a electrode) <sup>2</sup> ~~1~~ and the upper <sup>face</sup> ~~second~~ electrode <sup>3</sup> ~~2~~ (upper b electrode) <sup>3</sup> ~~2~~ of the semiconductor 1, the pillared or spherical electrodes 11 are joined ~~to~~ to the  
 20 bumps 24. As compared with the case where large electrodes, i.e., pillared or spherical electrodes 11 are directly joined to the upper <sup>face</sup> ~~first~~ electrode <sup>2</sup> ~~1~~ (upper a electrode) ~~X~~ and the upper <sup>face</sup> ~~second~~ electrode <sup>3</sup> ~~2~~ (upper b electrode) ~~X~~ of the semiconductor 1, the semiconductor 1 is less damaged when  
 25 the semiconductor 1 has ~~the~~ small gold bumps 24 formed

<sup>v1a</sup>  
~~through~~ ultrasonic oscillation. When the pillared or  
 spherical electrodes 11 are mounted on the bumps 24 <sup>v1a</sup> ~~through~~  
 ultrasonic oscillation, the bumps 24 are deformed thereby  
<sup>lessening</sup> ~~easing~~ <sup>applied</sup> a load to the semiconductor 1 and adjusting the  
 height <sup>of the bumps</sup> ~~Each~~ The gold bump 24 has ~~a~~ good solderability, enabling its  
 joining to the pillared or spherical electrodes 11 by solder.

In each of the above-described embodiments, the  
<sup>face</sup>  
 lower electrode of the semiconductor 1, 1A, 1B ~~having the~~  
~~electrodes to both of the upper and lower faces~~ is joined  
 with use of the solder to the radiating plate 10, 14, 40,  
 and moreover the pillared or spherical electrodes 11 are  
 joined to the upper electrodes of the semiconductor and the  
 radiating plate. The semiconductor package <sup>is</sup> ~~a~~ of ~~x~~ high  
 reliability can be consequently formed easily and stably.  
 More specifically, the electrode <sup>on</sup> ~~at~~ one face of each  
 semiconductor 1, 1A, 1B, ~~which has electrodes formed to both~~  
~~faces~~ is directly joined to the radiating plate 10, 14, 40,  
 so that ~~the~~ heat of the semiconductor 1, 1A, 1B can be  
 quickly absorbed and diffused, with <sup>a</sup> ~~the~~ heat radiation  
 effect improved. At the same time, since the pillared or  
 spherical electrodes 11 thicker than a wire used in wire  
 bonding, <sup>of</sup> ~~a~~ larger current capacity than the wire, are  
 employed for the connection, the pillared or spherical  
 electrodes 11 can be utilized as connecting terminals <sup>for a</sup> ~~to the~~  
 circuit board.

In the case of the insulating ceramic radiating plate 14, 40, having <sup>an</sup> insulating function, semiconductors 1A and 1B of different functions can be mounted simultaneously.

5 The present invention is not limited to the foregoing embodiments and can be executed in other various modes.

For example, each of the above embodiments is primarily related to the case where one semiconductor 1 is mounted on the metallic or ceramic radiating plate 10, 14, 40. If a plurality of semiconductors of the same kind are mounted, or a plurality of semiconductors 1A and 1B of different types are mounted, a circuit of a wide range can be formed <sup>to be</sup> small with a higher efficiency than when one semiconductor 1 is mounted. If <sup>a</sup> ~~the~~ plurality of  
 15 semiconductors are mounted, wiring between the semiconductor elements, i.e. ~~x~~ ICs, becomes short to <sup>a</sup> ~~lower an~~ impedance, whereby an electric high frequency transmission loss is reduced and an efficiency can be improved. When an electronic circuit module used in combination <sup>with</sup> ~~of~~ a  
 20 predetermined plurality of ICs is incorporated in one package, a ratio of ~~a~~ dead space decreases and the dead space becomes small. In other words, for example, in the case where two kinds of semiconductors for a transistor and for a diode are to be used, the semiconductors pair in terms  
 25 of an electronic circuit ~~are~~ to be used, and therefore, leads

of the above ~~one~~ package can be reduced to three although the semiconductors in different packages ~~need~~ <sup>require</sup> five leads. The circuit of a large range can accordingly be formed ~~small~~ <sup>to be</sup>.

One example where the semiconductor package of the embodiment is applied to actual products, are power modules such as motors for industrial use, such as AC servo motors, usable for robots or component mounting apparatus. Specifically, such a motor has ~~the~~ <sup>g</sup> motor output of 100-200W, ~~the~~ <sup>g</sup> normal calorific value of 10-20W, ~~the~~ <sup>g</sup> load or abnormal calorific value of 20-100W or 20-200W, performing ~~a~~ <sup>s</sup> a switching conversion function of a semiconductor element at normal time and an accelerating and decelerating motion at loading time, and ~~causing~~ <sup>causes</sup> a locking motion of ~~the~~ <sup>the</sup> motor's rotary shaft at abnormal time. In this case, each electrode has the following outer diameter and height: 1mm-diameter of each electrode at ~~the~~ <sup>g</sup> substrate side and ~~the~~ <sup>g</sup> semiconductor element side, 1mm-height at the substrate side, and 0.5mm-height at the semiconductor ~~side~~ <sup>element</sup>. The shape of each electrode is column <sup>or</sup>. The load voltage of the semiconductor element is 200V, and the current is 1-5A. Taking into account ~~with~~ insulating properties, a distance between ~~the~~ adjacent electrodes having different potentials is ~~away from~~ <sup>at</sup> each other by at least 0.4mm, and the electrodes are preferably coated with an insulating resin.

As above, according to the present invention, the

lower face electrodes of semiconductors, each having electrodes formed <sup>on</sup> ~~to~~ both upper and lower faces, are joined with use of ~~the~~ solder to the radiating plate, and moreover, pillared or spherical electrodes are joined to the upper face electrodes of the semiconductor and the radiating plate. The semiconductor package constituted ~~with use of~~ <sup>from</sup> one or a plurality of semiconductors can be formed in a simple structure with a superior heat radiation effect and <sup>of</sup> ~~a~~ stable quality.

10               Concretely, since the lower <sup>face</sup> ~~face~~ electrodes of the semiconductors are joined to the radiating plate, ~~the~~ heat generated at the semiconductors can be directly transmitted to the radiating plate. Moreover, the upper <sup>face</sup> ~~face~~ first electrode (upper ~~a~~ electrode) and the upper <sup>face</sup> ~~face~~ second electrode (upper ~~b~~ electrode) of the semiconductor are joined to the radiating plate with use of the pillared or spherical electrodes, which are thicker than a gold or aluminum wire used for wire bonding and <sup>are</sup> ~~are~~ hard to deform after the joining. ~~The~~ <sup>Other</sup> ends of the pillared (columnar) or spherical electrodes can be utilized as connecting parts to ~~the~~ <sup>a</sup> circuit board. Accordingly, the present invention provides ~~the~~ <sup>a</sup> semiconductor package which can cope with a large current, can easily improve ~~the~~ heat radiation efficiency and secure a distance between electrodes. ~~The~~ <sup>A</sup> semiconductor of a large operating current and voltage, and a large heat amount, can be

25

mounted compact<sup>ly</sup>, inexpensively and highly reliably, and can be manufactured stably.

When the semiconductor and the face of the radiating plate joined to the semiconductor are covered with the sealing resin in a manner to expose part of leading ends of the pillared or spherical electrodes, each component can be protected from deformation, damage, moisture, dust, and the like, and becomes easy to handle ~~with~~ as a semiconductor package after <sup>completion</sup> ~~completed~~.

When independent electric circuits of a plurality of polarities of a single <sup>one of</sup> or combination of gold, silver, copper, nickel, and tungsten are arranged <sup>on a ceramic</sup> ~~to the ceramic of~~ the radiating plate, and semiconductors of different kinds are joined to the electric circuits of the plurality of polarities of the radiating plate, the ~~independent~~ plurality of polarities can be formed independently of each other on the same face of the radiating plate <sup>14</sup> with ~~the~~ utilization of insulating properties, heat conduction, and heat radiation properties of the ceramic.

When the radiating plate is formed <sup>of</sup> in a multi-layer <sup>ceramic</sup> structure ~~of ceramic~~ having semiconductors, and electrodes for the pillared or spherical electrodes <sup>are</sup> formed of a single <sup>one of</sup> or combination of gold, silver, copper, nickel, and tungsten <sup>on</sup> to the front face thereof; and also <sup>when the radiating plate has</sup> ~~having the~~ <sup>that of</sup> ~~the material~~ <sup>conductive</sup> ~~semiconductor~~ layers, formed of the same material as the material

of the electrodes <sup>on</sup> of the front face, between the ceramic  
 layers to be connected to the electrodes <sup>on</sup> of the front face  
 to radiate heat from both the ceramic radiating plate and  
 the conductor layers; ~~the~~ heat generated at the  
 5 semiconductors can be transmitted from the electric circuits  
 through the ~~conductor~~ <sup>conductive</sup> layers and internal conductors to ~~the~~ <sup>a</sup>  
 lower ceramic plate with utilization of heat conduction  
 properties of the metal. Accordingly, ~~a~~ heat diffusion  
 efficiency is improved and ~~a~~ heat radiation efficiency can <sup>also</sup>  
 10 be ~~made much better~~ <sup>improved</sup>.

In the case where one semiconductor is to be  
 mounted, or a plurality of semiconductors having lower <sup>fair</sup>  
 electrodes of ~~an~~ equal current and voltage characteristics  
 are to be mounted, the radiating plate itself can be a  
 15 conductor. If the radiating plate is formed of any one of  
 copper, <sup>a</sup> copper alloy, aluminum, and <sup>an</sup> aluminum alloy, or the  
 radiating plate is formed of <sup>this</sup> the metal after <sup>being</sup> subjected to a  
 surface treatment, the material forming the radiating plate  
 transmits heat and electricity <sup>well</sup> ~~good~~, diffuses heat quickly  
 20 and is easy to solder <sup>to other</sup> ~~among~~ metals, so that <sup>a</sup> the heat  
 radiation effect for the semiconductors can further be  
 effectuated.

When part of <sup>a</sup> the sealing resin and part of the  
 pillared or spherical electrodes are removed simultaneously  
 25 after the pillared or spherical electrodes are covered with

the sealing resin, thereby exposing ~~the~~ electrode parts to form ~~the~~ connecting part, the pillared or spherical electrodes <sup>accurately made</sup> can be ~~uniformed~~ in height ~~accurately~~.

When the pillared or spherical electrodes are pressed to be smooth after <sup>being</sup> joined to the semiconductors and <sup>a</sup> the metallic radiating plate, <sup>after being sealed</sup> or sealed with the sealing resin, the pillared or spherical electrodes are <sup>easily</sup> deformed to be uniform in height ~~easily~~ when pressured with use of a jig having a smooth face or a mold having a smooth face.

10 In the case where the pillared or spherical electrodes are formed <sup>of a</sup> in the double structure <sup>having a</sup> of the hard inside and soft outside, or <sup>of a</sup> in the double structure having the outside <sup>be</sup> of a material <sup>having</sup> of a lower melting temperature than <sup>that of the material of a</sup> the inside, although the soft outside of the pillared or spherical electrodes is deformed when joined to <sup>a</sup> the circuit board, the pillared or spherical electrodes are prevented from being <sup>largely</sup> deformed ~~large~~ as a whole because of being supported by the hard inside material, whereby a smoothness can be secured at the leading end parts of the pillared or spherical electrodes.

20 If <sup>a</sup> the radiating plate is provided with ~~the~~ pits and projections <sup>on a</sup> to the ~~front face of the face~~ opposite ~~to a~~ the ~~joined face~~ <sup>joined to</sup> to the semiconductors, the radiating plate has a larger surface area, thus improving <sup>a</sup> the heat radiation effect and, also increasing <sup>a</sup> the contact area <sup>with</sup> to the air, <sup>thereby</sup>



increasing an amount of heat of the radiating plate ~~for~~  
~~radiating~~ <sup>radiated</sup> to the air. <sup>thus, the</sup> The heat radiation effect can be  
 promoted.

5 In an arrangement in which <sup>9</sup> the plurality of bumps  
 are arranged <sup>on</sup> ~~to~~ each of the <sup>an</sup> upper <sup>face</sup> first electrode (upper a  
 electrode) and the upper <sup>an</sup> ~~face~~ second electrode (upper b  
 electrode) of the semiconductor, with ~~the~~ pillared or  
 spherical electrodes being joined <sup>to</sup> ~~on~~ the bumps, the  
 semiconductor can be less damaged because <sup>the bumps are</sup> ~~the~~ small gold  
 10 bumps ~~are~~ <sup>via</sup> formed ~~through~~ ultrasonic oscillation, <sup>as opposed to</sup> ~~than~~ when  
 the large pillared or spherical electrodes are directly  
 joined to the upper <sup>face</sup> first electrode (upper a electrode) and  
 the upper <sup>face</sup> second electrode (upper b electrode) of the  
 semiconductor. Setting the pillared or spherical electrodes  
 15 on the bumps <sup>via</sup> ~~through~~ ultrasonic oscillation can <sup>lessen</sup> ~~ease~~ a load  
 to the semiconductor because of the deformation of the bumps,  
 and can adjust the height. <sup>of the bumps</sup> ~~The~~ gold bumps <sup>are</sup> ~~is~~ good in  
 solderability, <sup>thereby</sup> ~~enabling~~ <sup>thereby</sup> joining to the pillared or spherical  
 electrodes <sup>via</sup> ~~by~~ a solder.

20 Although the present invention has been fully  
 described in connection with the preferred embodiments  
 thereof with reference to the accompanying drawings, it is  
 to be noted that various changes and modifications are  
 apparent to those skilled in the art. Such changes and  
 25 modifications are to be understood as included within the

scope of the present invention as defined by the appended claims unless they depart therefrom.

## ABSTRACT OF THE DISCLOSURE

Electrodes of one face of a semiconductor, which has electrodes formed <sup>on</sup> ~~to~~ both faces, and a heat radiating plate are directly joined to quickly absorb and diffuse heat of the semiconductor, thereby improving a heat radiation effect. At the same time, electrodes <sup>on an opposite face of the semiconductor</sup> are connected <sup>to projecting electrodes</sup> ~~with use~~ <sup>that are</sup> ~~of a wire~~ thicker than a wire for wire bonding and larger in current capacity. <sup>These projecting electrodes</sup> ~~and~~ can accordingly be utilized as ~~a~~ connecting terminals to a circuit board. Ceramic is used for the heat radiating plate, so that semiconductors of different functions can be mounted simultaneously.